

A 4x40 Gb/s Quad-Lane CDR with Shared Frequency Tracking and Data Dependent Jitter Filtering

Masum Hossain^{1,2}, E-Hung Chen¹, Reza Navid¹, Brian Leibowitz¹, Adam Chou¹, Simon Li¹, M J Park¹, Jihong Ren¹, Barry Daly¹, Bruce Su¹, Makarand Shirasgaonkar¹, Fred Heaton¹, Jared Zerbe¹, John Eble¹
¹Rambus Inc, Sunnyvale, CA 94089 ²University of Alberta, Edmonton, Canada
 masum@ualberta.ca, mhossain@rambus.com

Abstract

A 4x40 Gb/s collaborative digital CDR is implemented in 28nm CMOS. The CDR is capable of recovering a low jitter clock from a partially-equalized or un-equalized eye by using a phase detection scheme that inherently filters out ISI edges. The CDR uses split feedback that simultaneously allows wider bandwidth and lower recovered clock jitter. A shared frequency tracking is also introduced that results in lower periodic jitter. Combining these techniques the CDR recovers a 10GHz clock from an eye containing 0.8UIpp DDJ and still achieves 1-10 MHz of tracking bandwidth while adding < 300fs of jitter. Per lane CDR occupies only .06 mm² and consumes 175 mW.

Introduction

Digital CDRs are area efficient and portable and often preferred over analog solutions for multi-channel SerDes systems. Most of their advantages result from replacing analog charge pumps/loop filters with a synthesizable digital state machine. In most cases the state machine is clocked at a rate significantly slower than the data rate, with this rate scaling conservatively with technology. For example, in 28nm CMOS process, synthesizable logic can operate up to 700MHz over PVT. For 40 Gb/s, this translates to a deserialization ratio of 64. Such a slow phase update rate causes several challenges in CDR design. Because of the slow phase update rate, frequency offset tracking requires larger phase step sizes, thereby increasing jitter. In addition, each digital clock cycle in the state machine translates to 64 UI of latency in the CDR feedback path causing ‘jitter peaking’ [1]. To avoid this phenomena, loop gain must be reduced with the resultant impact on lower CDR bandwidth. Although digital CDRs are desirable for scalable SerDes solutions, significant innovation is required at high-speed, especially with channels that cause significant ISI.

CDR Architecture

The receiver clocking architectures includes a LC PLL shared across four lanes and per lane DLL and phase mixer with quarter rate CDR. The choice of quarter rate relaxes clock distribution to 10GHz, and the per-lane phase splitting DLL requires only a single phase of the 10 GHz clock to be distributed. This clocking architecture facilitates link scaling with minimal impact on power and performance.

A. Shared Frequency tracking

SerDes Tx/Rx pairs must often use plesiochronous crystal references with minor frequency offsets. CDRs compensate this frequency offset by continuously rotating the phase interpolator (PI). Since in this quad-configuration the frequency offset is common for all four lanes, the more efficient approach was to use a common PI. Notice that unlike [2], the shared phase rotator is inside the PLLs feedback path in order to filter quantization noise via the PLL’s low pass transfer characteristics. In addition, the $\Delta-\Sigma$ modulator makes the noise filtering more effective via noise shaping. These modifications effectively transform the integer PLL to a fractional PLL with the VCO frequency realigned to the transmitted data. Although test-silicon visibility was limited to a divided version of the recovered clock, frequency spurs generated from continuous phase rotation while tracking a 100ppm frequency offset are clearly shown in Fig. 2. This technique




Fig.1 CDR architecture with shared frequency tracking




Fig.2 Measured recovered clock spectrum tracking 100 ppm frequency offset

resulted in a lower frequency spur and larger ppm tracking capability without stressing local phase accumulators.

B. DDJ filtering phase detector

Due to the high data rate, direct feedback DFE is not realizable; therefore, the 1st post-cursor taps are implemented with loop unrolling. As a result, edge samplers do not see the benefit of time interleaved DFE [3] and the timing loop is required to recover the clock from an eye with 10+ dB of un-equalized ISI. With such large DDJ (0.8UIpp), recovering an optimal data sampling phase is not guaranteed and significant static phase offset is possible. To overcome these issues we propose a phase detection technique that inherently filters out edges with ISI by using positive and negative thresholds (+ α and - α) in data samplers to select the zero crossings from reduced ISI patterns. Therefore, the edge distribution seen by the CDR improves and static error is corrected (Fig. 3).

C. Split feedback CDR

Timing margin of the link is limited by the jitter on the recovered ‘data sampling’ clock. On the other hand, the purpose of the ‘edge sampling’ clock is to track timing error; therefore, jitter on this clock has less impact on timing margin. The proposed split path architecture takes advantage of this observation by splitting the phase error in two paths. Since PD and DFE are driven by separate PI, their phase codes can be filtered differently as shown in Fig.4. PD PI phase code is updated with minimal feedback latency to achieve highest bandwidth. Although the PD clock can then have high jitter, a ‘smoothing filter’ is added outside the phase tracking




Fig. 3 DDJ filtering phase detection technique with measured edge Distribution




Fig.4 Split path CDR architecture and measured tracking bandwidth with different settings loop to generate a low jitter data-sampling. Averaging is programmable to achieve dithering jitter filtering without sacrificing CDR bandwidth.

Implementation

The implemented quad CDR with shared fractional PLL is shown in Fig. 5. The per lane CDR only occupies 0.06 mm² while consuming 172 mW, proving the solution is scalable and portable. Measured jitter tolerance plot is shown in Fig. 6. Note that poor eye opening (<0.2 UI) at the CDR input is due to un-equalized ISI that gets equalized by the DFE after clock recovery. Improving




Fig. 5 Implemented prototype in 28nm CMOS




Fig 6 Measured IJT for the CDR input eye w/o phase modulation

TABLE I
PERFORMANCE SUMMARY

	[1]	[4]	This work
Data Rate	5.75-44 Gb/s	40 Gb/s	Quad 40Gb/s
Digital clock	2.5 GHz	625 MHz	625 MHz
CDR input Jitter	< 0.1 UI	<0.1 UI	0.8 UI
Tracking BW	10 MHz*	4 MHz*	8 MHz*
Freq. offset	+/- 625 ppm	-----	+/- 344 ppm
Area	0.2 mm ²	0.25 mm ² **	0.06 mm ²
Power	230 mW	-----	175 mW
Technology	90 nm	65 nm	28 nm

*estimated from Jitter tolerance results ** based on die photo
this eye with just higher linear equalization boost as in [4] results in lower voltage margin due to noise amplification. Therefore, DFE is the optimal equalization technique if CDR can accurately recover clock from such an eye. Although the input eye has less than 0.1 UI opening, after DFE timing margin improves – 0.2 UIpp jitter tolerance at high frequency corresponds to the reconstructed full rate eye at the DFE output. The benefit of ‘split path’ architecture is clearly visible – the dip in jitter tolerance is avoided by filtering ‘dithering jitter’ caused by latency without significantly reducing CDR bandwidth. When compared to other 40 Gb/s solutions, the proposed solution achieves higher bandwidth despite much higher input jitter (~0.8 UI) and a synthesizable, lower frequency internal clock rate.

Acknowledgment

The authors would like to thank all the other contributing members from Rambus circuit design, layout, signal integrity, system solutions engineering, and verification team.

References

- [1] L. Rodoni *et al.* “A 5.75 to 44 Gb/s Quarter Rate CDR With Data Rate Selection in 90 nm Bulk CMOS” JSSC July, 2009
- [2] A. Agrawal, P.K. Hanumolu, and G-Y. Wei, “A 8x3.2Gb/s Parallel Receiver with Collaborative Timing Recovery”, ISSCC, 2008.
- [3] E-H.chen *et al.* “A 40Gb/s Serial Link Transceiver in 28nm CMOS Technology” submitted to VLSI symposium 2014
- [4] M chen *et al.* “A Fully-Integrated 40-Gb/s Transceiver in 65-nm CMOS Technology” JSSC, March 2012.